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In-situ scanning electron microscope observation of electromigration-induced
void growth in 30nm 1=2 pitch Cu interconnect structures
K. Vanstreels,1,a) P. Czarnecki,1 T. Kirimura,2 Y. K. Siew,1 I. De Wolf,1 J. B€ommels,1
Zs. T}okei,1 and K. Croes1
1imec, Kapeldreef 75, 3001 Leuven, Belgium
2Fujitsu Semiconductor Limited, 50 Fuchigami, Akiruno, Tokyo 197-0833, Japan
(Received 19 December 2013; accepted 7 February 2014; published online 20 February 2014)
In-situ electromigration tests have been performed inside a scanning electron microscope on 30nm
wide single damascene interconnects without vias, where a good resolution was obtained and drift
velocities during void growth could be measured at 300 C. These tests showed direct evidence that
the cathode end of the line, where a polycrystalline grain cluster encounters a bigger grain, can act as
a flux divergent point of Cu diffusion. Moreover, it was found that a thicker barrier suppresses
barrier/interface diffusivity of Cu atoms, thereby slowing down electromigration-induced void
growth. It was also demonstrated that Cobalt based metal caps are beneficial to electromigration for
advanced interconnects where thinner barriers are required. VC 2014 AIP Publishing LLC.
[http://dx.doi.org/10.1063/1.4866330]
I. INTRODUCTION
Electromigration (EM) describes the mass transport of
metal ions in a conductor due to an electron wind caused by
an electrical current. EM is one of the main metal failure
mechanisms of back-end of line (BEOL) Cu interconnects,
particularly with the continuous scaling. The effective Cu
diffusivity in a Cu line is very sensitive to and strongly de-
pendent on its microstructure and on the fabrication methods.
Cobalt based metal caps have been widely studied for EM
enhancement compared to dielectric caps such as SiCN.
However, in advanced technology nodes, the Cu/dielectric
cap interface would no longer be the dominant Cu diffusion
path compared to grain boundaries because of the change in
Cu grain structure.1 This implies that for advanced technol-
ogy nodes, metal caps could potentially be less beneficial to
EM reliability. On the other hand, extrinsic factors caused by
a wide variability of line width roughness and a poor cover-
age of Cu seed and barrier metal can deteriorate EM per-
formance because the Cu/metal barrier interface can
potentially become more diffusible. Therefore, understand-
ing of Cu diffusivity in scaled dimensions is extremely im-
portant for potential reliability improvement.
For the past 40 years, direct observation of EM damage
in micron scale or wider metal interconnects has been the
key to understand fundamental mechanisms of EM.
Scanning Electron Microscopy (SEM) is one of the most
commonly used techniques for in-situ studies, since it yields
a high lateral resolution without additional specimen
preparation.2–9 Besides, also in-situ transmission electron
microscopy (TEM) studies10 and in-situ transmission X-ray
microscopy (TXM) studies11–13 are reported, among others.
However, it becomes more difficult to achieve real-time ob-
servation of EM failure mechanisms as the interconnect
dimensions scale down to sub-100 nm range. This is because
at these dimensions, the change in void size and shape
becomes comparable to the lateral resolution of the available
in-situ techniques. Additionally, achieving a high tempera-
ture stability of the specimen during in-situ EM experiments
becomes extremely important, especially when images are
recorded at high magnifications. Even the smallest variation
in temperature can induce thermal expansion of the sample
holder and consequently result in a mechanical sample drift,
which in turn may cause image distortions and misinterpreta-
tion of the void shape and size. So far, only a few papers
have reported EM void growth behavior in sub-100 nm poly-
crystalline grained Cu lines using an in-situ SEM technique14
or electrical measurements.15 In this paper, we demonstrate,
for the first time, the direct observation of EM induced void
growth in 30 nm wide Cu single damascene interconnects
using an in-situ SEM method.
II. EXPERIMENTAL DETAILS
A schematic top-view of the EM test structure for a sin-
gle level Cu line used in this work is illustrated in Figure
1(a).16 This so-called local sense structure allows a sensitive
resistance measurement at the cathode end of the line using a
positive voltage terminal, V1
þ, that was placed 10 lm away
from the electron injector. Additionally, it can be used to
measure the resistance over the full length of the line using a
second voltage terminal, V2
þ. The 30 nm wide and 100 nm
deep Cu lines were fabricated into a chemical vapor deposi-
tion (CVD) SiOCH low-k dielectric (k¼ 3.2) with a litho-
etch-litho-etch double patterning approach. The metalliza-
tion was performed by damascene processes of physical
vapor deposition (PVD)-TaN/Ta, PVD-Cu seed, Cu electro-
chemical plating, and chemical mechanical polishing
(CMP).17 The Cu lines were capped with 30 nm thick SiCN
and subsequently SiO2 and SiN were deposited as passiva-
tion layers. Since advanced technology nodes require thinner
metal barriers, poor coverage of the barrier metal can result
in a more diffusible Cu/metal barrier interface. To
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investigate the contribution of the Cu/barrier interface to Cu
diffusivity, 30 nm wide copper interconnects with, respec-
tively, 1.5 nm and 3 nm thick PVD-TaN/Ta barriers and a
30 nm thick SiCN dielectric cap were compared (Figure
1(b)). To investigate the effect of the capping materials, the
EM performance was compared for a 1.5 nm PVD-TaN/Ta
barrier with and without a Cobalt based metal cap. The
impact on EM-induced void growth was studied using the
following methodology (Figure 2). First, package level EM
tests were performed on a 30 nm wide Cu interconnect until
a full void across the line height and width was formed. The
applied current density and temperature for the package level
EM tests were 8 MA/cm2 at 250 C. Next, the package level
EM test was stopped and the passivation layers were
removed. After this, in-situ EM tests were performed to fur-
ther study EM-induced void growth in the Cu line.
In-situ EM tests were achieved by combining a SEM
(FEI XL30-FEG SEM) with a proportional-integral-deriva-
tive (PID) controlled heating stage with a temperature stabil-
ity of 0.1 C to minimize the mechanical sample drift due to
temperature fluctuations at the sample position. In addition,
a probing system with nanometer precision was integrated.
All was controlled by a Keithley 4200 parameter analyzer.
An overview of the experimental setup is shown in Figure 3.
The resistance measurements can be performed using stand-
ard or local sense probe pads (Figure 1(a)) and is remotely
controlled through a GPIB interface. The applied current
density for all in-situ EM tests was 2 MA/cm2 and the test
temperature was 300 C. During the in-situ EM tests, second-
ary electron (SE) images at 5 keV were acquired at
well-defined moments in time, while in between, the electron
beam was blanked to avoid any interference with the EM
process. The resulting video sequences provide a good visu-
alization of the growth and motion of voids at the stressed
interconnects.
FIG. 1. (a) Schematic top-down view
of entire EM test structure for a single
level Cu line; (b) sample splits for EM
tests.
FIG. 2. Schematic overview of the in-situ EM test methodology. FIG. 3. Overview of the in-situ EM test equipment.
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III. RESULTS AND DISCUSSION
The SE image sequences that are acquired during the
in-situ EM experiments contain information about the void
sizes (two-dimensional projections) as well as their lateral
position along the interconnect lines. However, due to the
three-dimensional geometry of the EM interconnect struc-
tures, the interpretation of these images can be quite chal-
lenging. Therefore, some considerations regarding the
interaction volume of the incident electrons in the sample are
necessary to estimate the minimum detectable void size as
well as the maximum information depth of detection.
Because the interaction volume of the incident electron
beam decreases with decreasing acceleration voltage and
since the EM structure contains 100 nm deep Cu intercon-
nects capped with 30 nm SiCN, SE images are typically
acquired at 5 keV to minimize the interaction volume. The
incident electron beam causes electrons to be emitted from
the sample due to elastic and inelastic scattering events
within the sample’s surface and near-surface material.
Secondary electrons result from inelastic scatterings of elec-
trons with valence electrons of the target atoms, but only
those electrons very close to the surface can leave the sample
again and be detected due to their limited energy. Typically,
this ranges from several nm for metals and tens of nano-
meters for insulators. Despite their small escape depth, sec-
ondary electrons can be generated from different regions
underneath the sample surface. The largest contribution to
the SE signal is coming from secondary electrons that are
generated by the incoming electron beam as it enters the sur-
face. However, a smaller fraction of the secondary electrons
are generated by backscattered electrons that have returned
to the surface after several inelastic scattering events. This
typically occurs at depths up to half of the penetration depth.
From the expression of Kanaya and Okayama,18 the penetra-
tion range of the interaction volume can be estimated by
Re¼ 0:0276A=qZ0:889
 
Eb
1:67; (1)
where Re is the penetration range, A is the atomic weight, q
is the density, Z is the atomic number, and Eb is the accelera-
tion voltage of the incident electron beam. Applying a 5 keV
electron beam on pure Cu, this results in Re 150 nm, while
in the case of a SiCN cap, Re is about 3 times larger. From
this, we can conclude that the penetration range in 100 nm
deep Cu interconnects capped with 30 nm SiCN is mainly re-
stricted by the Cu. Therefore, voids that are present through-
out the Cu volume could potentially be visualized by the
detected SE signal. However, due to the three-dimensional
geometry of the EM structure, it is difficult to assess the the-
oretical limitations for the minimal detectable void size and
depth range, since this depends on the width of the incident
electron beam and the size and shape of the interaction vol-
ume. Nevertheless, the smallest changes in void size that
was experimentally observed during in-situ EM tests was in
the order 10 nm, which is at the limit of the SEM equipment
that was used. Figure 4(a) shows the initial stages of EM-
induced void growth in a 30 nm wide line with a 1.5 nm
TaN/Ta barrier with a 30 nm SiCN cap. During the first 15
min (I to IV in Figure 4(a)), the void length along the line
(Lvoid) remains constant despite the stepwise resistance
increase. On the other hand, the contrast of the void
increases, which suggests void growth towards the line bot-
tom (hvoid). Indeed, a larger void size along the line depth
results in less available Cu volume that can contribute to the
SE signal, therefore increasing the contrast with the sur-
rounding material. Repeated in-situ EM tests on similar
structures revealed that this initial stage is not always pres-
ent. This is because the void nucleation and growth modes
during package level EM tests highly depend on the specific
grain structure of polycrystalline Cu interconnects. Once the
void reaches the line bottom, it starts to grow along the line
with the drift velocity of 6 nm/min for a current density of 2
MA/cm2 and a test temperature of 300 C (V to VII in Fig.
4(b)). The drift velocity in a metal line caused by the EM
driving force can be expressed by the equation
vd ¼ Deff=kBT
 
Zeff
eqj; (2)
where Deff is the effective diffusivity, Zeff* is the effective
charge number, kB is the Boltzmann constant, T is the abso-
lute test temperature, q is the resistivity, and j is the current
density. There are several possible diffusion paths in an
interconnect line, so the total material transport is deter-
mined by the sum of the mass transport taking place along
each of these paths. In the case of 30 nm polycrystalline Cu
lines with a thin TaN/Ta barrier and a SiCN dielectric cap,
Deff can be expressed as
FIG. 4. In-situ EM experiments and proposed grain depletion void model in
the case of a thin TaN/Ta barrier; (a) initial stages; (b) after full void
formation.
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Def f ¼ nGBDGB þ nCapDCap þ nBarrierDBarrier; (3)
where the subscripts GB, Cap, and Barrier refer to grain
boundary, Cu-SiCN cap, and Cu-TaN/Ta barrier interface,
respectively. DGB, DCap, and DBarrier are the diffusion coeffi-
cients for diffusion through grain boundaries, Cu-SiCN inter-
face, and Cu-TaN/Ta interface, while nGB, nCap, and nBarrier
denote the corresponding fractions of atoms diffusing along
these paths. As expected, the growth direction of the full void
is away from the cathode end of the line. This behavior can be
explained by the presence of a bigger grain at the connection
to the electron injector, as was evidenced by a TEM cross sec-
tion of the injector (Figure 5). The TEM picture shows that a
big grain at the connection to the electron injector acts as a
location of flux divergence for the void growth, which stops
the void movement towards the injector. Figure 6 shows EM-
induced void growth in a 30 nm wide Cu interconnect in the
case of a 3 nm thick TaN/Ta barrier. In this particular case,
since the void was already fully grown across the line height
and width during package level EM, the void immediately
started to grow along the line, again away from the injector.
In contrast to the thin TaN/Ta barrier case, the void growth
happens in a consecutive two-step way. First, the void grows
over the cap-interface, which is evidenced by the lower
FIG. 5. Transmission electron microscopy cross-sectional images along the
EM test line taken at a position close to the injector and further away from
the injector. A transition from a polycrystalline grain cluster to a bamboo-
like grain is visible near the injector.
FIG. 6. (a) Resistance change versus time during in-situ EM experiments;
(b) in-situ EM experiments in the case of a thick TaN/Ta barrier.
FIG. 7. Proposed grain depletion void
model in the case of (a) a 1.5 nm
TaN/Ta barrier or (b) a 3 nm TaN/Ta
metal barrier, combined with a SiCN
dielectric cap
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contrast of the additionally depleted Cu volume compared to
the initial void contrast (i and ii in Figure 6). Next, the void
continues to grow towards the line bottom, which corresponds
to a stepwise increase of the resistance (ii and iii in Figure
6(b)). After this, void growth happens again over the cap-
interface, and so on (iv in Figure 6(b)). The calculated drift
velocity at 300 C with 2MA/cm2 current density was about
10 times smaller compared to the 1.5 nm TaN/Ta case. This
difference in drift velocity may be related to the integrity of
the TaN/Ta barrier. Insufficient coverage of the barrier mate-
rial can cause oxidation of the tantalum during the various
processing and reliability steps and could potentially lead to
EM void nucleation sites. Recently, this was confirmed by
Richard et al., who used electron tomography to characterize
voids in Cu lines after EM.19 Medium-size voids were found
at the sidewalls of 30 nm wide Cu lines with a 1.5 nm TaN/Ta
barrier after EM test. Moreover, the TaN/Ta barrier was
clearly observed next to the voids, whereas no barrier was
present near the voids, suggesting that the formation of voids
is related to the integrity of the TaN/Ta barrier. Figure 7
shows the proposed grain depletion void model in the case of
a 1.5 nm or 3 nm thick TaN/Ta metal barrier and a 30 nm thick
SiCN dielectric cap. Both the reduced drift velocity and the
observation of void growth over the cap-interface demonstrate
that a thicker barrier suppresses the barrier/interface diffusion
of Cu atoms, which in turn improves the effective diffusivity
and slows down the EM-induced void growth. Figure 8 shows
EM-induced void growth in a 30 nm wide Cu interconnect in
the case of a 1.5 nm TaN/Ta barrier and a CoWP metal cap.
Only limited void growth was observed at 300 C with
2MA/cm2 current density. The calculated drift velocity was
therefore about 30 times smaller compared to the case of
1.5 nm TaN/Ta combined with a SiCN dielectric cap (Figure
9). This can be explained by the fact that Co diffuses into the
interface between the barrier metal and Cu and suppresses Cu
diffusivity at that interface, as was demonstrated by Kirimura
et al.20 Since both Cu diffusivities at the cap and barrier inter-
faces are suppressed by the presence of Co, a CoWP cap is
beneficial to EM for advanced interconnects where thinner
barrier metals are required. Figure 9 compares the void growth
velocity measured by the in-situ SEM technique at 300 C
with 2 MA/cm2 current density in case of 30 nm wide copper
interconnects with different TaN/Ta barrier thicknesses and
different cap materials. It clearly shows that a thicker TaN/Ta
barrier suppresses the barrier/interface diffusivity of Cu
atoms, while Co suppresses Cu diffusivities at the cap and bar-
rier interfaces. In both cases, the EM-induced void growth is
slowed down.
IV. CONCLUDING REMARKS
A direct observation of void growth in 30 nm wide sin-
gle damascene interconnects was demonstrated using an in-
situ EM test method, where a good resolution was obtained
at 300 C. These in-situ EM tests showed direct evidence
that a grain boundary between a polycrystalline grain cluster
and a bigger grain can be a flux divergent point of Cu diffu-
sion. Moreover, it was evidenced that a thicker barrier sup-
presses barrier/interface diffusivity of Cu atoms, thereby
slowing down EM-induced void growth. Also, it was demon-
strated that Cobalt based metal caps are beneficial to EM for
advanced interconnects.
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